Senior Design Verification Engineer (SystemVerilog UVM) (Argentina)
We are looking for a Senior Functional Verification Engineer to join our growing team. The ideal candidate brings deep expertise in SystemVerilog and UVM methodology, a strong track record of leading verification efforts from spec to sign-o...