Design & Verification Engineer: Verilog RTL design in order to integrate different IPs together such as PCIe IP with vendor PHY module Verifying the IP...Lugar: Marseille | 08/01/2026 02:01:46 AM | Salario: S/. No Especificado | Empresa: Rambus