FPGA Design Engineer (m/f/d)

., overcurrent, overvoltage, desaturation, fault latching, fast trips). Implement: High‑resolution timers and counters...

Lugar: Berlin | 03/04/2026 17:04:40 PM | Salario: S/. No Especificado | Empresa: GE Vernova