Design Senior analog layout engineer
· Responsible for Design and development of IP layouts used in DRAM chips. · Perform layout verification like LVS/DRC/EM, quality...
Lugar: Tlaquepaque, Jal. | 13/12/2024 18:12:50 PM | Salario: S/. No Especificado | Empresa: Manpower