Empleos de UvmEmpleos de Uvm - Trabajos de Uvm - Contrato: Training

SoC Pre-Silicon Verification Engineer

-standard verification methodologies such as UVM or System Verilog or Digital Design Advance English level... Qualifications: 3+ years System Verilog and UVM experience 2+ years in: Python for test automation. Simulation tools (VCS...