Staff Design Verification Engineer
verification. Strong proficiency in SystemVerilog, UVM, and simulation tools (Synopsys VCS, Cadence Xcelium). Solid understanding...
Lugar: Edinburgh | 14/01/2026 18:01:52 PM | Salario: S/. No Especificado | Empresa: Renesas Electronics