FY27 Intern- Integration of a RISC-V CPU into a Cache-Coherent Emulation Platform - 6 months, Sophia

such as Palladium or Veloce. Internship Description The internship will take place at Qualcomm France’s R&D NoC technology center... or ModelSim, to debug the CPU integration and boot code. Finally, the platform will be compiled for Palladium or Veloce hardware...

Lugar: Alpes-de-Haute-Provence - Bainbridge, North Yorkshire | 31/10/2026 02:10:21 AM | Salario: S/. No Especificado | Empresa: Qualcomm
1