Senior Principal Engineer

-architecture development, RTL design (SystemVerilog/Verilog), and verification using UVM. -- ASIC design flow: floorplanning...

Lugar: Colorado | 11/12/2025 01:12:50 AM | Salario: S/. $166500 - 246420 per year | Empresa: Marvell