RTL Design Engineer

Verilog/SystemVerilog and/or VHDL Synthesis tools (Design Compiler, Genus) Scripting languages (Python, Perl, TCL...

Lugar: Austin, TX | 20/02/2026 22:02:40 PM | Salario: S/. No Especificado | Empresa: Intel