SMTS Design Verification Engineer
transition from simulation to post-silicon bring-up. The program integrates a fully custom analog PHY alongside soft IP functions.... Responsibilities DV Planning: Develop and maintain the full-chip DV plan covering all soft IP blocks and top-level integration...