Senior Functional Verification Engineer
both Specman e and UVM understanding of Formal verification flow System Verilog assertions (SVA) Strong experience at module/IP...
Lugar: München, Bayern | 17/03/2026 22:03:21 PM | Salario: S/. No Especificado | Empresa: IC Resources