Analista de desarrollo académico

impacto en UVM En la Universidad del Valle de México formamos personas íntegras para una vida plena y un mundo mejor. Tu... años de historia y presencia nacional. Diversidad e inclusión En UVM, el talento no tiene límites. Nos enorgullece ofrecer igualdad...

Lugar: Metepec, Méx. | 01/09/2026 17:09:57 PM | Salario: S/. No Especificado | Empresa: Universidad del Valle de México

Senior Design Verification Engineer

System Verilog, UVM, and industry-standard verification methodologies. Debug build and verification issues, perform root... with System Verilog, UVM, and verification methodologies for digital and/or mixed-signal builds. Familiarity with simulation...

Lugar: Jalisco | 30/09/2026 17:09:48 PM | Salario: S/. No Especificado | Empresa: Micron

Senior Engineer - Hbm Verification

QualificationsExperience with high-level understanding of UVM.Knowledge of DFT features, including custom DFT and standard scan chains.Exposure...

Lugar: Jalisco | 30/09/2026 17:09:54 PM | Salario: S/. No Especificado | Empresa: Micron

Camera VI Engineer

system-validation platforms. Familiarity with Verilog, SystemVerilog, UVM, hardware design concepts, RTL simulation...

Lugar: Tijuana, B.C. | 15/09/2026 22:09:24 PM | Salario: S/. No Especificado | Empresa: Qualcomm

SOC Design Verification Engineer– Pre-Si/Post-Si Verification

of verification plans for SoC, subsystem, and IP-level features. Support SystemVerilog/UVM, C/C++, processor-based, and simulation... of SystemVerilog, UVM, C/C++, scripting, or related verification and automation technologies. Understanding pre-silicon verification...

Lugar: Tijuana, B.C. | 13/09/2026 02:09:04 AM | Salario: S/. No Especificado | Empresa: NAPS

SOC Design Verification Engineer– Pre-Si/Post-Si Verification

SystemVerilog/UVM, C/C++, processor-based, emulation, and acceleration verification environments. · Create directed, constrained... verification, validation, or silicon bring-up deliverables. · Strong knowledge of System Verilog, UVM, C/C++, assertion-based...

Lugar: Tijuana, B.C. | 11/08/2026 22:08:46 PM | Salario: S/. No Especificado | Empresa: Qualcomm

SOC Design Verification Engineer– Pre-Si/Post-Si Verification

SystemVerilog/UVM, C/C++, processor-based, emulation, and acceleration verification environments. · Create directed, constrained... verification, validation, or silicon bring-up deliverables. · Strong knowledge of System Verilog, UVM, C/C++, assertion-based...

Lugar: Tijuana, B.C. | 21/07/2026 23:07:22 PM | Salario: S/. No Especificado | Empresa: Qualcomm