Empleos de UvmEmpleos de Uvm - Trabajos de Uvm - Tiempo: Completo

SoC/IP Design Verification Engineer

. You will own verification planning, UVM testbench development, test content creation (directed and constrained-random), coverage..., and signoff. Architect and implement UVM environments (agents, drivers, monitors, sequencers, scoreboards, reference models...